04268cam a22003738i 4500 21335604 CSPC 20241021165831.0 191213s2020 nyu b 001 0 eng 2019056087 9781108494540 (hardback) DLC eng rda DLC CSPC pcc TK7872.P38 R388 2020 621.3815364 23 R219d Razavi, Behzad, author. Design of CMOS phase-locked loops : from circuit level to architecture level / Behzad Razavi. 2003 New York, NY : Cambridge University Press, 2020. xvi, 492 pages ; 26 cm. text txt rdacontent unmediated n rdamedia volume nc rdacarrier Includes bibliographical references and index. Oscillator fundamentals -- Introduction to jitter and phase noise -- Design of inverter-based ring oscillators -- Design of differential and multiphase ring oscillators -- LC oscillator design -- Advanced oscillator concepts -- Basic PLL architectures -- PLL design considerations -- PLL design study -- Digital phase-locked loops -- Delay-locked loops -- RF synthesis -- Clock and data recovery fundamentals -- Advanced clock and data recovery principles -- Frequency dividers. "A quick search on Google brings up nearly two dozen books on PLLs. So why another one? This book addresses the need for a text that methodically teaches modern CMOS PLLs for a wide range of applications. The objective is to teach the reader how to approach PLLs from transistor-level design to architecture development. Based on 25 years of teaching courses on the subject and the latest trends in industry, this book deals with oscillators, phase noise, analog phase-locked loops, digital phase-locked loops, RF synthesizers, delay-locked loops, clock and data recovery circuits, and frequency dividers. The objective is to reach a broad spectrum of readers while maintaining a cohesive flow. As with my past writings, I have implemented a multitude of pedagogical tools to help the reader learn efficiently-and experience the pleasure of learning. One principle that I uphold in writing is to start with the simplest possible arrangement, teach how it works and what shortcomings it has, and then add components to it to improve its performance. This approach allows the reader to see how a basic architecture evolves to a complex system. After laying the theoretical foundation for each topic, I present a step-by-step design flow and proceed to design the circuit. And not all design efforts are successful. The reader can clearly see how certain decisions lead to a dead end and how we revise these decisions to reach a new, more practical solution. This exploratory mentality not only makes the process of learning more exciting but also helps the reader see why each component is necessary, what criteria govern its choice, and what not to do. A unique aspect of this book is its extensive use of simulations to teach design and investigate agreement between theory and practice. For each design, I use the theoretical basis to choose certain parameters and predict the performance, and then I simulate the circuit. If the simulation results do not agree with the predictions, I delve into the details and determine why. Another unique aspect of this book is that it leverages concepts from one field (e.g., wireless technology) to another (e.g., wireline communications) by bringing the vast knowledge in these fields under one roof. A website for the book provides additional resources for readers and instructors, including Powerpoint slides and a solutions manual"-- Provided by publisher. Phase-locked loops Design and construction. Metal oxide semiconductors, Complementary Design and construction. Oscillators, Electric Design and construction. 7 cbc orignew 1 ecip 20 y-gencatlg ddc BK 23 621.3815364 R219d ENG 2020 0 0 0 ddc 0 0 CSPC CSPC ENG 2024-10-21 0 ENG 621.3815364 R219d 2020 028496 2024-10-21 16:58:58 1-1 2024-10-21 BK 28428 28428